Floating Point Coprocessor Upgrade*

نویسنده

  • T. WEBER
چکیده

A method was developed to increase the throughput of the Hewlett Packard, 98635A floating point processor equipped, model 236C computer. The increase was carried out in three phases each with a clock and or chip change during the modification. Two programs were written to test the results and evaluate the increases in performance made to the computer. The first one shows reduction in processing times of 34.3%, while the other recorded 34.6%. Presented at Hewlett Packard Expo, Oakland, CA April 17, 1987 * Work supported in part by the Department of Energy, contract DE AC03 76SF00515.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An effective out-of-order execution control scheme for an embedded floating point coprocessor

This paper proposes an out-of-order execution control scheme that can be effectively applied to a coprocessor for embedded systems. A floating-point coprocessor has generally multiple pipelines such as a floating-point adder, a floating-point multiplier, a floating-point divider and a load/store pipelines. In order to utilize fully these pipelines, a constraint-based dynamic control scheme is d...

متن کامل

Design of a Computational Floating Point Mathematical Coprocessor on FPGA using VHDL

This paper deals with the design of a mathematical coprocessor using RISC based approach. The coprocessor can relieve the main processor of large matrix based computations usually used in the field of image processing, cryptography, etc. The protocol for communication of the processor with the computer is also designed in the project. The timing required for the designed processor is checked wi...

متن کامل

Field programmable gate arrays-based differential evolution coprocessor: a case study of spectrum allocation in cognitive radio network

In this study, a scalable coprocessor for accelerating the Differential Evolution (DE) algorithm is presented. The coprocessor is interfaced with PowerPC embedded processor of Xilinx Virtex-5 FX70T Field Programmable Gate Array. In the proposed design, the DE algorithm module is tightly coupled with fitness function module to reduce communication and control overhead. The fixed point DE algorit...

متن کامل

An FPGA-based Floating Point Unit for Rounding Error Analysis

Detection of floating-point rounding errors normally requires run-time analysis in order to be effective and software-based tools are seldom used due to the extremely high computational demands. In this paper we present a field programmable gate array (FPGA) based floating-point coprocessor which supports standard IEEE-754 arithmetic, user selectable precision and Monte Carlo Arithmetic (MCA). ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998